

Fast Thyristor

AT670F

Key Parameters

$I_{TAV(M)}$	=	670	A
V_{DRM}/V_{RRM}	=	1600 - 2000	V
I_{TSM}	=	11.5	kA
V_{TO}	=	1.15	V
r_T	=	0.55	mΩ

Properties

- International standard package
- Metal case with ceramic insulator
- Low on-state and switching losses
- High operation reliability
- Optimum power handling capability

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters			Maximum Limits		Unit	
V_{DRM}	Repetitive peak forward voltage		1600	1800	V	
V_{RRM}	Repetitive peak reverse voltage		2000*		V	
I_{TAVM}	Average on-state current	$t_{\text{C}} = 85\text{ }^{\circ}\text{C}$ $t_{\text{C}} = 57\text{ }^{\circ}\text{C}$	670 960		A A	
I_{TRMSM}	RMS on-state current		1500		A	
I_{TSM}	Surge current	$t_{\text{vj}} = 45\text{ }^{\circ}\text{C}$, $t_{\text{p}} = 10\text{ ms}$ $t_{\text{vj}} = t_{\text{vj max}}$, $t_{\text{p}} = 10\text{ ms}$	13 11.5		kA kA	
I^2t	I^2t -value	$t_{\text{vj}} = 45\text{ }^{\circ}\text{C}$, $t_{\text{p}} = 10\text{ ms}$ $t_{\text{vj}} = t_{\text{vj max}}$, $t_{\text{p}} = 10\text{ ms}$	845 661		kA ² s kA ² s	
$(dv/dt)_{\text{cr}}$	Critical rate of rise of off-state voltage	$t_{\text{vj}} = t_{\text{vj max}}$ $V_{\text{D}} = 0.67\text{ }V_{\text{DRM}}$		1)	2)	V/ μ s V/ μ s V/ μ s V/ μ s
			B:	50	50	
			C*:	400	400	
			L:	400	50	
			M*:	1000	400	
$(di/dt)_{\text{cr}}$	Critical rate of rise of on-state current	non rep. rep., $di_{\text{G}}/dt = 1\text{ A}/\mu\text{s}$ $I_{\text{G}} = 1\text{ A}$, $I_{\text{TM}} = 2.5\text{ kA}$	900 200		A/ μ s A/ μ s	

CHARACTERISTICS

Symbols and parameters			Value			Unit
			min	typ	max	
v_T	On-state voltage	$t_{vj} = t_{vj \max}, I_T = 3 \text{ kA}$			2.8	V
$V_{(TO)}$	Threshold voltage	$t_{vj} = t_{vj \max}$	1.15			V
r_T	Slope resistance	$t_{vj} = t_{vj \max}$	0.55			mΩ
I_{GT}	Gate trigger current	$t_{vj} = 25^\circ\text{C}, v_D = 6 \text{ V}, R_A = 5 \Omega$ $t_{vj} = t_{vj \max}, v_D = 6 \text{ V}, R_A = 5 \Omega$			250 10	mA mA
V_{GT}	Gate trigger voltage	$t_{vj} = 25^\circ\text{C}, v_D = 6 \text{ V}, R_A = 5 \Omega$			2.2	V
I_H	Holding current	$t_{vj} = 25^\circ\text{C}, v_D = 6 \text{ V}, R_A = 5 \Omega$			300	mA
I_L	Latching current	$t_{vj} = 25^\circ\text{C}, v_D = 6 \text{ V}$ $R_{GK} \geq 10 \Omega, I_G = 1 \text{ A}$ $di_G/dt = 1 \text{ A}/\mu\text{s}$ $t_g = 20 \mu\text{s}$			1.5	A
i_D, i_R	Forward off-state and reverse current	$t_{vj} = t_{vj \max}$ $v_D = V_{DRM}, v_R = V_{RRM}$			100	mA
t_{gd}	Gate controlled delay time	$I_G = 1 \text{ A}, di_G/dt = 1 \text{ A}/\mu\text{s}$			1.5	μs
t_q	Turn-off time	See Techn. Inf.			K: 40 M: 50 N: 60	μs μs μs
Q_s	Stored charge	$t_{vj} = t_{vj \max}, I_{TM} = 1000 \text{ A}$ - $di_T/dt = 20 \text{ A}/\mu\text{s}$			200	μAs
C_{null}	Null capacitance	$t_{vj} = 25^\circ\text{C}, f = 10 \text{ kHz}$			7.5	nF

THERMAL PARAMETERS


Symbols and parameters			Value	Unit
$R_{th(j-c)}$	Thermal resistance, junction to case	Two-sided cooling, $\theta = 180^\circ \text{ el, sin}$ Two-sided cooling, DC Anode-sided cooling, $\theta = 180^\circ \text{ el, sin}$ Anode-sided cooling, DC Cathode-sided cooling, $\theta = 180^\circ \text{ el, sin}$ Cathode-sided cooling, DC	0.029 0.028 0.043 0.042 0.085 0.084	$^\circ\text{C}/\text{W}$
$R_{th(c-h)}$	Thermal resistance, case to heatsink		0.008	$^\circ\text{C}/\text{W}$
$t_{vj \max}$	Maximum junction temperature		+125	$^\circ\text{C}$
$t_{vj \text{ op}}$	Operating temperature range		-40 ... +125	$^\circ\text{C}$
t_{stg}	Storage temperature range		-40 ... +150	$^\circ\text{C}$

MECHANICAL PARAMETERS

Symbols and parameters			Value	Unit
F	Clamping force		14 – 20	kN
W	Weight		600	g
D	Creepage distance		25	mm

- * - Delivery for larger quantities on request
¹⁾ - Values to DIN 41787 (without prior commutation)
²⁾ - Immediately after turn-off time

DIMENSIONS






Fig. 1




Fig. 4




Fig. 2




Fig. 5




Fig. 3






Fig. 6

Pulse generator:
 $i_G = 1 \text{ A}$, $t_a = 1 \text{ μs}$

RC-network:
 $R [\Omega] \geq 0.02 v_{DM} [\text{V}]$
 $C \leq 0.47 \text{ μF}$
 $dv_R/dt \leq 700 \text{ V/μs}$

Pulse generator:
 $i_G = 1 \text{ A}$, $t_a = 1 \text{ μs}$

RC-network:
 $R [\Omega] \geq 0.02 v_{DM} [\text{V}]$
 $C \leq 0.47 \text{ μF}$






Fig. 7




Fig. 10




Fig. 8




Fig. 11




Fig. 9

Pulse generator:
 $i_G = 1 \text{ A}$, $t_a = 1 \mu\text{s}$

RC-network:
 $R [\Omega] \geq 0.02 v_{DM} [\text{V}]$
 $C \leq 0.47 \mu\text{F}$
 $dv_R/dt \leq 700 \text{ V}/\mu\text{s}$






Fig. 12

Pulse generator:
 $i_G = 1 \text{ A}$, $t_a = 1 \mu\text{s}$

RC-network:
 $R [\Omega] \geq 0.02 v_{DM} [\text{V}]$
 $C \leq 0.33 \mu\text{F}$






Fig. 13
Diagram for the determination of the sum of the turn-on and forward on-state power loss ($P_{TT} + P_T$)




Fig. 16
Gate characteristic and peak gate power dissipation at $V_D \geq 6$ V
Parameter: Pulse duration t_g [ms]: a - 10; b - 1; c - 0.5
Maximum allowable peak gate power [W]: a - 20; b - 40; c - 60




Fig. 14
Transient thermal impedance, junction to case $Z_{(th)JC}$
-- Anode sided cooling
— Two-sided cooling




Fig. 17
Gate controlled delay time t_{gd} to DIN 41787 at $t_{vj} = 25$ °C, $t_a = 1$ μs
a — Limiting characteristic
b — Typical characteristic




Fig. 15
Transient thermal impedance, junction to case $Z_{(th)JC}$
-- Anode sided cooling
— Two-sided cooling




Fig. 18




Fig. 20




Fig. 19

Pulse generator:
 $i_G = 1\text{ A}$, $t_a = 1\text{ }\mu\text{s}$

RC-network:
 $R\text{ }[\Omega] \geq 0.02\text{ }v_{DM}\text{ [V]}$
 $C \leq 0.33\text{ }\mu\text{F}$
 $dv_R/dt \leq 700\text{ V}/\mu\text{s}$

