



Thyristor Diode Modules

AMKH 132 H4



V_{RSM} V	V_{RRM}, V_{DRM} V	$I_{TRMS} = 220 \text{ A}$ (maximum value for continuous operation) $I_{TAV} = 132 \text{ A}$ ($\sin 180$; $T_c = 84^\circ\text{C}$)
2100	2000	AMKH 132-20E H4
2300	2200	AMKH 132-22E H4

Symbols and parameters			Values	Units
I_{TAV}	Average on-state current	$\sin. 180; T_c = 85 (100)^\circ\text{C}$	128 (90)	A
I_{TSM}	Surge on-state current	$T_{vj} = 25^\circ\text{C}; 10 \text{ ms}$ $T_{vj} = 125^\circ\text{C}; 10 \text{ ms}$	4500 3800	A A
I^2t	I^2t value, rating for fusing	$T_{vj} = 25^\circ\text{C}; 10 \text{ ms}$ $T_{vj} = 125^\circ\text{C}; 10 \text{ ms}$	100000 72000	A^2s A^2s
V_T	On-state voltage	$T_{vj} = 25^\circ\text{C}; I_T=500 \text{ A}$	max. 1.8	V
$V_{T(TO)}$	On-state threshold voltage	$T_{vj} = 125^\circ\text{C}$	max. 1.1	V
r_T	On-state slope resistance	$T_{vj} = 125^\circ\text{C}$	max. 2	$\text{m}\Omega$
$I_{DD}; I_{RD}$	Forward off-state current; Direct reverse current	$T_{vj} = 125^\circ\text{C}, V_{RD}=V_{RRM}; V_{DD}=V_{DRM}$	max. 60	mA
t_{gd}	Gate controlled turn-on delay time	$T_{vj} = 25^\circ\text{C}; I_G = 1 \text{ A}; di_G/dt = 1 \text{ A}/\mu\text{s}$	1	μs
t_{gr}	Gate controlled rise time	$V_D = 0,67*V_{DRM}$	2	μs
$(di/dt)_{cr}$	Critical rate of rise of on-state current	$T_{vj} = 125^\circ\text{C}$	max. 200	$\text{A}/\mu\text{s}$
$(dv/dt)_{cr}$	Critical rate of rise of off-state voltage	$T_{vj} = 125^\circ\text{C}$	max. 1000	$\text{V}/\mu\text{s}$
t_q	Turn-off time	$T_{vj} = 125^\circ\text{C}$	50...150	μs
I_H	Holding current	$T_{vj} = 25^\circ\text{C}; \text{typ. / max}$	150 / 400	mA
I_L	Latching current	$T_{vj} = 25^\circ\text{C}; R_G=33\Omega; \text{typ. / max}$	300 / 1000	mA
V_{GT}	Gate trigger voltage	$T_{vj} = 25^\circ\text{C}; \text{d.c.}$	min. 2	V
I_{GT}	Gate trigger current	$T_{vj} = 25^\circ\text{C}; \text{d.c.}$	min. 150	mA
V_{GD}	Gate non-trigger voltage	$T_{vj} = 125^\circ\text{C}; \text{d.c.}$	max. 0.25	V
I_{GD}	Gate non-trigger current	$T_{vj} = 125^\circ\text{C}; \text{d.c.}$	max. 10	mA
$R_{th(j-c)}$	Thermal resistance, junction to case	cont. DC; per chip / per module	0.17 / 0.085	K/W
		sin.180; per chip / per module	0.18 / 0.09	K/W
		rec.120; per chip / per module	0.2 / 0.1	K/W
$R_{th(c-s)}$	Thermal resistance, junction to heatsink	per chip / per module	0.1 / 0.05	K/W
T_{vj}	Virtual junction temperature		-40 ... +125	$^\circ\text{C}$
T_{stg}	Storage temperature range		-40 ... +125	$^\circ\text{C}$
V_{ISOL}	Insulation test voltage (r.m.s.)	a.c. 50 Hz; r.m.s.; 1s / 1min.	4800 / 4000	V^\sim
M_s	Mounting torque on heatsink	min / max	$5 \pm 15 \%$	Nm
M_t	Mounting torque for terminals	min / max	$5 \pm 15 \%$	Nm
a	Maximum allowable acceleration		$5*9.81$	m/s^2
W	Weight	approx.	175	g




Fig. 1L Power dissipation per thyristor vs. on-state current




Fig. 1R Power dissipation per thyristor vs. ambient temp.




Fig. 2L Power dissipation per module vs. rms current




Fig. 2R Power dissipation per module vs. case temp.




Fig. 3L Power dissipation of two modules vs. direct current




Fig. 3R Power dissipation of two modules vs. case temp.




Fig. 4L Power dissipation of three modules vs. direct and rms current




Fig. 4R Power dissipation of three modules vs. case temp.




Fig. 5 Recovered charge vs. current decrease




Fig. 6 Transient thermal impedance vs. time




Fig. 7 On-state characteristics







Fig. 8 Surge overload current vs. time



DIMENSIONS



TOPOLOGY OF INTERNAL CONNECTION

