

Date: - 21 Jun, 2019

Data Sheet Issue:- 1

# Phase Control Thyristor Types N2172ZC400 to N2172ZC450

#### **Absolute Maximum Ratings**

	VOLTAGE RATINGS	MAXIMUM LIMITS	UNITS
$V_{DRM}$	Repetitive peak off-state voltage, (note 1)	4000-4500	V
$V_{DSM}$	Non-repetitive peak off-state voltage, (note 1)	4000-4500	V
$V_{RRM}$	Repetitive peak reverse voltage, (note 1)	4000-4500	V
$V_{RSM}$	Non-repetitive peak reverse voltage, (note 1)	4100-4600	V

	OTHER RATINGS	MAXIMUM LIMITS	UNITS
$I_{T(AV)}$	Mean on-state current. T <sub>sink</sub> =55°C, (note 2)	2172	Α
$I_{T(AV)}$	Mean on-state current. T <sub>sink</sub> =85°C, (note 2)	1492	Α
$I_{T(AV)}$	Mean on-state current. T <sub>sink</sub> =85°C, (note 3)	905	Α
I <sub>T(RMS)</sub>	Nominal RMS on-state current. T <sub>sink</sub> =25°C, (note 2)	4285	Α
$I_{T(d.c.)}$	D.C. on-state current. T <sub>sink</sub> =25°C, (note 4)	3720	Α
I <sub>TSM</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> =0.6V <sub>RRM</sub> , (note 5)	28000	Α
I <sub>TSM2</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V, (note 5)	33500	Α
I <sup>2</sup> t	$I^{2}t$ capacity for fusing $t_{p}$ =10ms, $V_{rm}$ =0.6 $V_{RRM}$ , (note 5)	3.92×10 <sup>6</sup>	A <sup>2</sup> s
I <sup>2</sup> t	I²t capacity for fusing t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V, (note 5)	5.61×10 <sup>6</sup>	A <sup>2</sup> s
al: /al£	Maximum rate of rise of on-state current (repetitive), (Note 6)	150	A/µs
di <sub>⊤</sub> /dt	Maximum rate of rise of on-state current (non-repetitive), (Note 6)	300	A/µs
$V_{RGM}$	Peak reverse gate voltage	5	V
$P_{G(AV)}$	Mean forward gate power	5	W
$P_GM$	Peak forward gate power	30	W
$V_{GD}$	Non-trigger gate voltage, (Note 7)	0.25	V
T <sub>HS</sub>	Operating temperature range	-40 to +125	°C
$T_{stg}$	Storage temperature range	-40 to +150	°C

#### Notes:

- 1) De-rating factor of 0.13% per °C is applicable for T<sub>i</sub> below 25°C.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Single side cooled, single phase; 50Hz, 180° half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewave, 125°C T<sub>i</sub> initial.
- 6)  $V_D=67\% \ V_{DRM}, \ I_{TM}=1000A, \ I_{FG}=2A, \ t_r \le 0.5 \mu s, \ T_{case}=125 ^{\circ} C.$
- 7) Rated V<sub>DRM</sub>.

### **Characteristics**

	PARAMETER	MIN.	TYP.	MAX.	TEST CONDITIONS (Note 1)	UNITS
$V_{TM}$	Maximum peak on-state voltage	-	-	2.23	I <sub>TM</sub> =3000A	V
$V_0$	Threshold voltage	-	-	1.35		V
r <sub>S</sub>	Slope resistance	1	•	0.294		mΩ
dv/dt	Critical rate of rise of off-state voltage	200	-	-	V <sub>D</sub> =80% V <sub>DRM</sub> , linear ramp, Gate O/C	V/μs
I <sub>DRM</sub>	Peak off-state current	-	-	200	Rated V <sub>DRM</sub>	mA
$I_{RRM}$	Peak reverse current	-	-	200	Rated V <sub>RRM</sub>	mA
$V_{GT}$	Gate trigger voltage	-	-	3.0	T-25°C \/ -10\/   -24	V
$I_{GT}$	Gate trigger current	-	-	300	T <sub>j</sub> =25°C, V <sub>D</sub> =10V, I <sub>T</sub> =3A	mA
I <sub>H</sub>	Holding current	-	-	1000	T <sub>j</sub> =25°C	mA
t <sub>gd</sub>	Gate controlled turn-on delay time	-	1.0	1.5	V <sub>D</sub> =67%V <sub>DRM</sub> , I <sub>TM</sub> =2000A, di/dt=10A/µs,	
$\mathbf{t}_{gt}$	Turn-on time	-	2.0	2.5	$I_{FG}$ =2A, $t_r$ =0.5 $\mu$ s, $T_j$ =25 $^{\circ}$ C	μs
Q <sub>rr</sub>	Recovered Charge	-	7000	-		μC
$Q_{ra}$	Recovered Charge, 50% chord	-	4000	6000	  I <sub>TM</sub> =4000A, t <sub>p</sub> =1000μs, di/dt=10A/μs,	μC
I <sub>rm</sub>	Reverse recovery current	-	180	-	V <sub>r</sub> =50V	Α
t <sub>rr</sub>	Reverse recovery time, 50% chord	-	37	-		μs
+	Turn-off time	-	500	650	I <sub>TM</sub> =4000A, t <sub>p</sub> =1000μs, di/dt=10A/μs, V <sub>r</sub> =50V, V <sub>dr</sub> =80%V <sub>DRM</sub> , dV <sub>dr</sub> /dt=20V/μs	
t <sub>q</sub>	Turn-on time	-	900	1200	$I_{TM}$ =4000A, $t_p$ =1000 $\mu$ s, di/dt=10A/ $\mu$ s, $V_r$ =50V, $V_{dr}$ =80% $V_{DRM}$ , d $V_{dr}$ /dt=200V/ $\mu$ s	μs
D	Thormal registance, junction to heatsink	-	-	0.011	Double side cooled	K/W
R <sub>th(j-hs)</sub>	Thermal resistance, junction to heatsink	-	-	0.022	Single side cooled	K/W
F	Mounting force	27	-	47		kN
$W_t$	Weight		1.7			kg

#### Notes: -

<sup>1)</sup> Unless otherwise indicated T<sub>j</sub>=125°C.

#### **Notes on Ratings and Characteristics**

#### 1.0 Voltage Grade Table

Voltage Grade	V <sub>DRM</sub> V <sub>DSM</sub> V <sub>RRM</sub> V	V <sub>RSM</sub> V	V <sub>D</sub> V <sub>R</sub> DC V
40	4000	4100	2000
42	4200	4300	2040
44	4400	4500	2080
45	4500	4600	2100

#### 2.0 Extension of Voltage Grades

This report is applicable to other and higher voltage grades when supply has been agreed by Sales/Production.

#### 3.0 De-rating Factor

A blocking voltage de-rating factor of 0.13%/°C is applicable to this device for T<sub>i</sub> below 25°C.

#### 4.0 Repetitive dv/dt

Standard dv/dt is 1000V/µs.

#### 5.0 Rate of rise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 300A/µs at any time during turn-on on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 150A/µs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

#### 6.0 Gate Drive

The recommended pulse gate drive is 30V,  $15\Omega$  with a short-circuit current rise time of not more than 0.5µs. This gate drive must be applied when using the full di/dt capability of the device.

The pulse duration may need to be configured according to the application but should be no shorter than 20µs, otherwise an increase in pulse current may be needed to supply the necessary charge to trigger.

#### 7.0 Computer Modelling Parameters

#### 7.1 Device Dissipation Calculations

$$I_{AV} = \frac{-V_0 + \sqrt{{V_0}^2 + 4 \cdot f \! f^2 \cdot r_s \cdot W_{AV}}}{2 \cdot f \! f^2 \cdot r_s} \qquad \qquad W_{AV} = \frac{\Delta T}{R_{th}}$$
 and: 
$$\Delta T = T_{j \max} - T_{Hs}$$

Where  $V_0 = 1.35 V$ ,  $r_s = 0.294 m\Omega$ ,

 $R_{th}$  = Supplementary thermal impedance, see table below.

ff = Form factor, see table below.

Supplementary Thermal Impedance							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave Double Side Cooled	0.0124	0.0122	0.0121	0.0119	0.0117	0.0113	0.011
Square wave Single Side Cooled	0.0249	0.0248	0.0247	0.0246	0.0244	0.0241	0.022
Sine wave Double Side Cooled	0.0168	0.0140	0.0131	0.0118	0.0112		
Sine wave Single Side Cooled	0.0249	0.0247	0.0246	0.0244	0.0241		

Form Factors							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave	3.46	2.45	2	1.73	1.41	1.15	1
Sine wave	3.98	2.78	2.22	1.88	1.57		

#### 7.2 Calculating V<sub>T</sub> using ABCD Coefficients

The on-state characteristic I<sub>T</sub> vs. V<sub>T</sub>, on page 5 is represented in two ways;

- the well established V<sub>0</sub> and r<sub>s</sub> tangent used for rating purposes and
- (ii) a set of constants A, B, C, D, forming the coefficients of the representative equation for V<sub>T</sub> in terms of I<sub>T</sub> given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for both hot and cold characteristics. The resulting values for V<sub>T</sub> agree with the true device characteristic over a current range, which is limited to that plotted.

125°C Coefficients						
Α	1.206343083					
В	-9.850722×10 <sup>-3</sup>					
С	2.481443×10 <sup>-4</sup>					
D	6.537845×10 <sup>-3</sup>					

#### 7.3 D.C. Thermal Impedance Calculation

$$r_t = \sum_{p=1}^{p=n} r_p \cdot \left(1 - e^{\frac{-t}{\tau_p}}\right)$$

Where p = 1 to n, n is the number of terms in the series and:

- t :Duration of heating pulse in seconds.
- r, :Thermal resistance at time t.
- rp = Amplitude of pth term.
- τ<sub>p</sub> =Time Constant of r<sub>th</sub> term.

D.C. Double Side Cooled						
Term 1 2 3 4						
$r_p$	6.72×10 <sup>-3</sup>	2.78×10 <sup>-3</sup>	9.476×10 <sup>-4</sup>	7.12×10 <sup>-4</sup>		
$ au_{ m p}$	1.0226	0.226	0.0586	9.06×10 <sup>-3</sup>		


D.C. Single Side Cooled						
Term 1 2 3 4						
$r_p$	0.01688	4.42×10 <sup>-3</sup>	1.79×10 <sup>-3</sup>	8.72×10 <sup>-4</sup>		
$ au_{ ho}$	7.055	0.5206	0.1198	0.0128		

#### 8.0 Reverse recovery ratings

- (i)  $Q_{ra}$  is based on 50%  $I_{rm}$  chord as shown in Fig. 1.
- (ii) Q<sub>rr</sub> is based on a 150μs integration time.

i.e. 
$$Q_{rr} = \int_{0}^{150 \, \mu s} i_{rr}.dt$$
$$K \ Factor = \frac{t1}{t2}$$

(iii) 
$$K Factor = \frac{t1}{t2}$$



#### **Curves**

Figure 1 - On-state characteristics of Limit device




Figure 2 - Transient Thermal Impedance




Figure 3 - Gate Characteristics - Trigger Limits





Figure 4 - Gate Characteristics - Power Curves






Figure 6 – Recovered charge, Q<sub>ra</sub> (50% chord)

10000

N2172ZC400-450
Issue 1
T<sub>j</sub>=125°C

1000A


1000A

1000A

1000A

1000A

di/dt (A/µs)






Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 10 – On-state current vs. Heatsink temperature - Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)




Figure 12 – On-state current vs. Heatsink temperature - Double Side Cooled (Square wave)




Figure 13 – On-state current vs. Power dissipation – Single Side Cooled (Sine wave)




Figure 14 – On-state current vs. Heatsink temperature - Single Side Cooled (Sine wave)








Figure 15 - On-state current vs. Power dissipation - Figure 16 - On-state current vs. Heatsink Single Side Cooled (Square wave)




temperature - Single Side Cooled (Square wave)







#### **Outline Drawing & Ordering Information**



ORDERII	NG INFORMATION	(Please quote 10 digit code as below)			
N2172	ZC	<b>* *</b>	0		
Fixed Type Code	Fixed Outline Code	Voltage Code 40-45	Fixed turn-off time code		

Typical order code: N2172ZC420 – 4200V  $V_{DRM}/V_{RRM}$ , 37.7mm clamp height capsule.

## WESTCODE

UK: Westcode Semiconductors Ltd. P.O. Box 57, Chippenham, Wiltshire, England. SN15 1JL. Tel: +44 (0) 1249 444524 Fax: +44 (0) 1249 659448 E-Mail: <u>WSL.sales@westcode.com</u>

> USA: Westcode Semiconductors Inc. 3270 Cherry Avenue, Long Beach, California 90807 Tel: +1 (562) 595 6971 Fax: +1 (562) 595 8182

E-Mail: WSI.sales@westcode.com

Internet: http://www.westcode.com

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors Westcode Semiconductors Ltd.

In the interest of product improvement, Westcode reserves the right to change specifications at any time without prior notice.

Devices with a suffix code (2-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

© Westcode Semiconductors Ltd.

